Log In
Sign Up
Manufacturing / Electrical Engineers
Senior/Lead ASIC Verification Engineers Full Time
Exp : 3 yrs to 10 years
· Associated with Verification especially using industry-standard protocols & methodology
· Languages: Hands-on experience with System Verilog & Verilog. Should have a good understanding of Object-Oriented Programming and PCIE ethernet knowledge.
· Involved & played a driving role in the development of reusable Verification environments for at least 2 verification projects using VMM/OVM/UVM methodologies.
Related Jobs
FPGA Design Full Time
Happiest Minds Technologies BangaloreFPGA Design Experience – 3 to 10 years Location: Bangalore Job Description FPGA design, Xilinx Vivado familiarity, Experience with...
Apply For This JobFPGA Verification Full Time
Happiest Minds Technologies BangaloreFPGA Verification Experience – 3 to 10 yrs Job Description – Verification of RTL designs – Block/subsystem/chip level...
Apply For This JobIOT Engineer Full Time
AIOTEL PVT LTD BangaloreMinimum Qualifications BTech/MTech in ECE, EEE, EIE. Adequate knowledge of reading schematics and data sheets. Strong programming,...
Apply For This JobIOT/Embedded – Fresher Full Time
AIOTEL PVT LTD BangaloreMinimum Qualifications • BTech/MTech in ECE, EEE, EIE. • Adequate knowledge of reading schematics and data sheets. • Strong programming,...
Apply For This JobJob Overview
-
Date Posted:
-
Expiration date: December 31, 2024
-
Location: Bangalore
-
Job Title: Senior/Lead ASIC Verification Engineers
-
Salary: 3,800,000Rs.
- 38732 Job Hunting
- 75456 Enrolment
- 100097 Curriculum Vitae
- 809 Job Placed
WhatsApp us